Skip to main content

Main menu

  • Home
  • Current Issue
  • Archive
  • About Us
    • About NAVIGATION
    • Editorial Board
    • Peer Review Statement
    • Open Access
  • More
    • Email Alerts
    • Info for Authors
    • Info for Subscribers
  • Other Publications
    • ion

User menu

  • My alerts

Search

  • Advanced search
NAVIGATION: Journal of the Institute of Navigation
  • Other Publications
    • ion
  • My alerts
NAVIGATION: Journal of the Institute of Navigation

Advanced Search

  • Home
  • Current Issue
  • Archive
  • About Us
    • About NAVIGATION
    • Editorial Board
    • Peer Review Statement
    • Open Access
  • More
    • Email Alerts
    • Info for Authors
    • Info for Subscribers
  • Follow ion on Twitter
  • Visit ion on Facebook
  • Follow ion on Instagram
  • Visit ion on YouTube
Research ArticleOriginal Article
Open Access

ONCLE (One Clock Ensemble) for Galileo’s Next-Generation Robust Timing System

Qinghua Wang and Pascal Rochat
NAVIGATION: Journal of the Institute of Navigation September 2022, 69 (3) navi.536; DOI: https://doi.org/10.33012/navi.536
Qinghua Wang
Orolia Switzerland SA (Spectratime) 2000 Neuchâtel, Switzerland
  • Find this author on Google Scholar
  • Find this author on PubMed
  • Search for this author on this site
  • For correspondence: [email protected]
Pascal Rochat
Orolia Switzerland SA (Spectratime) 2000 Neuchâtel, Switzerland
  • Find this author on Google Scholar
  • Find this author on PubMed
  • Search for this author on this site
  • Article
  • Figures & Data
  • Supplemental
  • References
  • Info & Metrics
  • PDF
Loading

Article Figures & Data

Figures

  • Additional Files
  • FIGURE 1
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 1

    Algorithms’ functional blocks within basic CMCU+ architecture

  • FIGURE 2
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 2

    Block diagram of the test bench for the CMCU+ EM high-level performance verification tests

  • FIGURE 3
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 3

    CMCU+ EM (right) under testing with the test bench (left); (top-right: EM external controller PC; middle-right: EM box; bottom-right: Power supply and high-level command ON/OFF box)

  • FIGURE 4
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 4

    ADEV of CMCU+ output (for AFS Set A on the left and AFS Set B on the right)

  • FIGURE 5
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 5

    Test case: Medium-dynamic frequency jump on master PHM01 for AFS Set A

  • FIGURE 6
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 6

    Test case: WFN level increase on master PHM01 for AFS Set A

  • FIGURE 7
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 7

    Architecture of the proposed RCE for physical realization of GST for next-generation PTF

  • FIGURE 8
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 8

    Simulation model of the PLL with PI filter algorithm

  • FIGURE 9
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 9

    Phases of the master AHM1, the free-running AHM2, and the steered AHM2

  • FIGURE 10
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 10

    Simulation model of the ONCLE algorithm with RCE output

  • FIGURE 11
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 11

    Frequency stability in ADEV (including drift) for four individual AHM’s and RCE output (simulation results)

  • FIGURE 12
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 12

    Simulation model of the CFDC algorithms

  • FIGURE 13
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 13

    Correction of phase jump of 30 ps; y-axis represents phase difference [step] after phase comparator and the x-axis represents time in seconds (left: without correction; right: with correction)

  • FIGURE 14
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 14

    Removal of failed clock with frequency jump of 8e-12 occurred at 25,000 s (left: frequencies of the failed clock and RCE without/with clock removal; right: zoom-in of frequency of RCE with clock removal)

  • FIGURE 15
    • Download figure
    • Open in new tab
    • Download powerpoint
    FIGURE 15

    Correction of frequency jump of 1e-14 where the y-axis is the frequency difference output [step] after PI filter and the x-axis is time in seconds (left: without correction; right: with correction)

Additional Files

  • Figures
  • Video Abstract

PreviousNext
Back to top

In this issue

NAVIGATION: Journal of the Institute of Navigation: 69 (3)
NAVIGATION: Journal of the Institute of Navigation
Vol. 69, Issue 3
Fall 2022
  • Table of Contents
  • Index by author
Print
Download PDF
Article Alerts
Sign In to Email Alerts with your Email Address
Email Article

Thank you for your interest in spreading the word on NAVIGATION: Journal of the Institute of Navigation.

NOTE: We only request your email address so that the person you are recommending the page to knows that you wanted them to see it, and that it is not junk mail. We do not capture any email address.

Enter multiple addresses on separate lines or separate them with commas.
ONCLE (One Clock Ensemble) for Galileo’s Next-Generation Robust Timing System
(Your Name) has sent you a message from NAVIGATION: Journal of the Institute of Navigation
(Your Name) thought you would like to see the NAVIGATION: Journal of the Institute of Navigation web site.
Citation Tools
ONCLE (One Clock Ensemble) for Galileo’s Next-Generation Robust Timing System
Qinghua Wang, Pascal Rochat
NAVIGATION: Journal of the Institute of Navigation Sep 2022, 69 (3) navi.536; DOI: 10.33012/navi.536

Citation Manager Formats

  • BibTeX
  • Bookends
  • EasyBib
  • EndNote (tagged)
  • EndNote 8 (xml)
  • Medlars
  • Mendeley
  • Papers
  • RefWorks Tagged
  • Ref Manager
  • RIS
  • Zotero
Share
ONCLE (One Clock Ensemble) for Galileo’s Next-Generation Robust Timing System
Qinghua Wang, Pascal Rochat
NAVIGATION: Journal of the Institute of Navigation Sep 2022, 69 (3) navi.536; DOI: 10.33012/navi.536
del.icio.us logo Digg logo Reddit logo Twitter logo CiteULike logo Facebook logo Google logo Mendeley logo
  • Tweet Widget
  • Facebook Like
  • Google Plus One
Bookmark this article

Jump to section

  • Article
    • Abstract
    • 1 INTRODUCTION
    • 2 ONCLE CONCEPT
    • 3 ONBOARD TIMING SYSTEM FOR GALILEO SPACE SEGMENT
    • 4 TIMING SYSTEM FOR GALILEO GROUND SEGMENT
    • 5 CONCLUSION
    • HOW TO CITE THIS ARTICLE
    • ACKNOWLEDGMENTS
    • REFERENCES
  • Figures & Data
  • Supplemental
  • References
  • Info & Metrics
  • PDF

Related Articles

  • Google Scholar

Cited By...

  • No citing articles found.
  • Google Scholar

More in this TOC Section

  • Commercial GNSS Radio Occultation on Aerial Platforms With Off-The-Shelf Receivers
  • Improving GNSS Positioning Using Neural-Network-Based Corrections
  • Resilience Monitoring for Multi-Filter All-Source Navigation Framework With Assurance
Show more Original Article

Similar Articles

Keywords

  • algorithm
  • clock ensemble
  • GNSS
  • onboard
  • robust
  • time and frequency system

Unless otherwise noted, NAVIGATION content is licensed under a Creative Commons CC BY 4.0 License.

© 2023 The Institute of Navigation, Inc.

Powered by HighWire