TABLE 3

Parameters of the Triple-Loop Architecture Implemented for Processing the AltBOC Signal

ParameterValue
DLL order2
DLL bandwidth2 Hz
Early-minus-late spacing0.5 chips
SPLL order2
SPLL bandwidth2 Hz
PLL order3
PLL bandwidth15 Hz
Integration time after secondary code synchronization5 ms